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A HIGH SPEED PULSE OODE 
LASER DIODE MODULATOR 
BY 
JOHN LA'WRENCE HcOONOUGH, JR. 
This research report reviews the basics of pulse code 
modulation (PCM) techniques and includes a special encoder 
design for a system vmich uses a laser diode output for the 
transmitted pulse. The text discusses PCM and its features, 
PCM formats, synchronization, and various accepted PCM codes. 
~ 
Tbe encoder circuit design is complete wi~h a descriptio~ of 
the circuit, circuit components, and operation. Included are 
the necessary diagrams, figures, specifications, and parts 
list. The transmitted output of the design circuit has a 
repetition rate of one megabit per second. 
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1 
INTROOOCTION 
This research report reviews the basics of pulse code modulation 
(PCl-1} techniq':"~s and includes a special enco~er design for a system 
which uses a laser diode output for the transmitted pulse The text 
discusses PCM and its f~atures, PCM formats, synchronization, and 
variou$ accepted PCM codes. The encoder circuit design is complete 
with a description of the circuit, circuit components, and operation. 
Included are the necessary diagrams, figures, specifications, and 
parts list. The transmitted output of the design circuit has a 




PCM and Its Features 
A pulse code modulated system provides the distinct advantage 
of data transmission vnth excellent noise immunity. Transmission 
can be via radio frequency . signals, hardwire cables, or ~th light 
or l~ser beams~ . Ihe overall operation of such a system involves: 
• Energy conversion to voltage 
Signal conditioning of the data source 
• Time sampling 
• Conversion of the analog sample to a binary code 
Synchronization 
• PCM code selection 
• Transmission 
' • Reception 
Noise removal and clock generation 
• Synchronization recognition and data correlation 
• Conversion to useable form 
The PCM technique is usually used 'rlth many data sources of 
relatively low frequency. Signal conditioning may or may not be 
necessary. Figure 1 illustrates a typical PCM. system. It consists 
of a commutator to time-division multiplex each sampled information 
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pattern of pulses representing the binary code including synchroni• 
zation, a transmitter, and a receiver to detect the information 
being transmitted over the communication link. A decoder accepts 
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the received pulses from the receiver, separates clock and synchroni-
zation from the data, and regenerates the input sample. The decommu-
tator reverses the function of the commutator so that coherent · 
information is presented ·at ·the output. 
CQmroutators used in time division multiplexing can be mechanical, 
electromechanical, or electronic. The mechanical and electromechanical 
devices are usually motor-driven rotating switches and are limited in 
operational speeds to a few hundred revolutions per second. These 
speeds are sufficient fo~ channels in Which the signal variations 
change very slowly. For more rapid signal variations, electronic 
CQmmutators must· be used because only they are capable of the higher 
rates. Electronic commutators usually consist of a number of gate 
generators ~.Jhich are interconnected in a manner such that the output 
sates are enabled one at a time in a definite sequence. A pulse 
generator (cl~ck) controls these devices. 
The encoder changes the sampled input intelligence into a group 
of pulses Which represents the measured variable. Each pulse corresponds 
to a small portion of the original signal. The device which performs 
this conversion is known as an analog-to-digital (A/D) converter 
and the output may be any one of several p·ulse code modulation 
waveforms. Synchronization may be inserted into the pulse train by 
special inputs from the commutator or may be added along with parity 
and other special information data in the encoder. The encoder output 
is used to modulate the transmitter. 
· The transmitter is where the serial information is inserted 
onto the carrier. Generally the transmitter generate·s either a 
frequency modulated (FM) carrier or a phase modulated (PM) carrier. 
The transmission requirements are ban~width (determin~d by the bit 
rate) and threshold power. Ideally, two samples per cycle of the 
s 
input information is required, the actual number affecting bandwidth 
as does the number of binary bits per wrd. Bandwidth heTe is the 
product of the number of samples per cycle and the number of bits 
per data vxn;d. The tl)Ore l)i ts representing the sample, the greater 
the resolution, but the basic fr.equen-ey of the output 'signal increases 
resulting in a greater bandwidth for the transmitted signal. _ Th·res-
.. hold power is the level necessary at the receiver to detect the 
presence of a pulse. If the pulse power is too low compared to the 
noise, ·even the best possible receiver will make mistakes. Generally, 
the threshold power necessary for acceptable operation requires a 
signal to noise ratio greater ·than 20 db. 
The re~eiver ~erves to detect the _information being transmitted. 
The type of receiver is determined by the transmitted pulse. The 
receiver circuits should be designed so that maximum gain with 
minimum noise is provided. 
The decoder converts the digital data back to analog form. 
Synchronization and other extraneous information is processed as . . 
intended by the design but does no influence the magnitude of the 
original analog pulse. The output of the decoder is a series of 
quantized analog sampl,es. 
p ·Qvl Formats 
PCM data is ~itten in a format constructed of a series of 
pulses called bits which wen gr.oupe.d form -words, frames, and 
subframes. ~~jPCM we gene4ally have only two symbols to choose 
from: The logic one (1) bit and the lo~ic zero (0) bit. Complete 
information transfer is accompli$hed with these two symbols. The 
input signal is quantized into discrete voltage levels corresponding 
to the desired ~ina~y code. Table 1 shows the result of quantizing 
a signal into sixteen levels. Each level is represented by a 
series of one and zero bits. Other bits may be added to represent 
additional information; i.e., parity, synchronization, · etc. These 
bit series or syllables represent a PCM ~~rd. Every time the input 
signal is ampled a ~rd is generated. 
For a PCM system designed to sample several input variables 
a definite sequence must be established. A complete cycle of the 
commuta or generates a frame. The frame is composed of words and 
must include additional synchronization to allow meaningful communi-
cation. Figure 2 gives a typical P(}f format including bit repreo 
sentation, syllables, ~rds, and frames. 
The generation of e format consisting of multiple frames is 
known as suboommutation and sampling of a particular variable more 
frequently than once within a frame is called super commutation. 
smchronization 
Synchronization mu$t b acquired and maint ined if data is to 







































9. 37 5 < 10.000 
s. 750 < 9.375 
8.1Z5 < s. 750 
7 .soo < 8.125 
6~87 5 < 7.500 
6.125 < 6.875 
5.625 < 6.125 
5.000 < 5.625 
4. 37 5 < s • .ooo 
3. 7 50 < 4.37 5 
3.125 < 3. 750 
2.500 < 3.125 
1. 87 5 < 2.500 
1.125 < 1.875 
Oe625 < l.l2S 
0 < 0.625 
* Resolution is within ~.625 vclts or 6.25 pereent of full 
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F = Frame 
W = Word 
TB= Bit Width 
Ts= Syllable Length (Bits . p.er syllable) 
Tw= Word Length (Bits per word) 
Tp= Frame Length (Words per frame) 
Fig. 2.--A typical P8M format 
().") 
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synchronization the transmitted pulses must include information to 
allow the receiver to gen~rate timing information and provide 
correlation of the desired data. There are several synchronization 
methods and combinations of which may be used. These involve bit, 
~rd, frame, and subframe synchronization. The ~ata format determines 
which combinati-ens of these methods may be use-d. 
Since the most rapid signal level changes are at the bit rate, 
to keep errors to a minimum and generate timing, bit synchronization 
is often usedo This allows signal lock with the incoming pulse train 
and clock gener~tion _ withi·n the receiver. Bit synchronization is 
readily achievable when using certain PCM codes, namely split-phase 
and return to zero (RZ), if suf~icient signal transitions are 
available. 
A PO.i YX:>rd is usually made up of a number of bits. It is also 
possible to reserve one (or more) of these bits for synchronization 
purposes. For words up to ten bits long, one-bit ~rd synchronization 
· is generally used, and for words up to twentyoseven bits, a maximum 
of three bits'are reserved for word synchronization. Word synchroni-
zation usually represents about ten percent of the word length. 
Frame synchronization usually involves at least one ~rd of the 
frame length. The code for this word should be unique so that it can 
be distinguished from the data. Frame synchronization is necessary 
for coherent data display of the commutated signal inputs. At the 
end of each frame, the synchronization word 01" \\Ords cause the 
decoder to reset and thus prepare to count the words in the next 
frame. Synchronization patterns \mich require no bi·t errors "';ork 
well wen signal-to-noi6e ratios are sufficient to provide easy 
detection by the receiving circuitry. Majority logic recognition 
however, allows the use of pseudo-random patterns and bit errors 
~thin the sync patterns. The pattern recognizer used with the 
majority logic patterns operates by outputting a discrete level 
for each bit -agreement and the accept criteria is determined by the 
number of bit errors allowed • . 
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Subframe synchronization and synchronization modes (search and 
lock) are but additional extensions of these concepts .• 
PQ.t Codes 
Once ~ have the binary dat~ in serial form it can be converted 
to \Yhatever PCM code is appropriate for ~h~ transmi·ssion and receiving 
equipment. The Inter-range Instrument Group (IRIG) has standardized . 
several transmission codes. Ibese are returnetoozero(RZ) nongre urna 
to-zero and Bi-phase. These seven standard codes are illustrated in 
figure 3. Included are three distinct variations of the NRZ, and 
Bi-phase, specifically the level, mark, and space forms. 
The RZ pulse code modulation is a method in Which a binary One 
is represented by a PCM One for the first half of a bit period and 
a PCM Zero for the last half of a bit period A binary Zero is a 
P~i Zero for the entire bit period. This code requires de response 
in all processing equipment. Clock information is not provided ~en 
all zeros are sent. The RZ code results in a m~ximum frequency equal 
to the bit rate ~nen transmitting all one's. 
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A transition occurs at the beginning of every bit 
1 period 
"One" is represented by no second transition 
"Zero" is represented by a second transit'ion ~ bit 
period later 
Fig. 3o--PCM transmission codes .... .... 
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They require de coupling and pre-modulation filters may cause 
problems. The advantage of the NRZ type is that they generate a 
maximum frequency equal to one-half the bit ratee This eases 
bandwidth requirements. The mark and spa·ce codes also provide 
i~nity to ambiguity of data. 
The NRZ~L-code provides a one-to-one correspondence bet~en 
the binary ones and zeros and the PCM ones and zeros. NRZ-M is a 
method of modulation with a change of PCM bit state for each binary 
One. There is no change of PCH bit state for a binary Zero NRZ-S 
represents a One . by no change in level and Zero by a change in level~ 
The splft phase codes of.fer the _advantage of using · an alternating 
.. 
current (ac) coupled systemo The bandwidth however is the same as 
the bit rate. 
Bi-¢-L uses one cycle of the coherent carrier per bit period 
and a 180 degree phase reversal to distinguish bet~~en the Ones and 
Zeros. Bi-¢-M is a combination of the split phase and NRZ-M codes 
which has a 180 degree phase reversal of the coherent carrier for 
each binary One and no change of phase for a binary Zero. Bi-¢-S 
provides a transition at the beginning of every bit period later. 
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CHAPTER II 
PCM ENOODER DESIGN 
Design Circuit 
This section considers the design of the encoder and transmitter 
portion of a PCM system using a laser as the ·communication link. 
It involves time sampling of the input signal, conversion of the 
analog sample to binary form, synchronization, PCM code selection, 
and transmission of the resulting serial data. The encoder design 
is specifically for pulsing the laser at high repetition rates. 
A block diagram of the encoder circuit is shown in figure 4. 
The input is a single time varying analog signal with a cyclic rate 
(frequency) to 50 thousand Hertz. The output is a binary serial 
pulse train capable of pulsing the laser diode driver at a rate of 
one megabit p~r second. The encoder provides eight bit resolution 
of the analog input, a parity bit, and a unique t~ bit synchronization 
pattern. 
The PCM code selected for pulsing the laser diode is a modified 
return-toazero(RZ) signal, selected in this case for its simplicity, 
ease of synchronization, and application to laser diode characteristics. 
It specifically _considers the low duty cycle requirement of laser 
diode devices. 
The laser diode and drive circuit are included in the block 
d~agram of the encoder even though they are not part of this function.-
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PARTS tiST FOR PCM LASER 
DIODE MODUlATOR 
Description ·· - · Part Number Symbol Manufacturer 
Sample-Hold SHA-2A Ul Analog Devices 
Analog-to-Digital ' 
Converter ADC •QU U2 Analog Devices 




Multivibrator SN54121 us Texas Instruments 
Mono stable 
Multi vibrator SN54123 U6 Texas .Instruments 
-
Parity Genera or SN54S280 07 Texas Instruments 
OR Gate SN5432 U8 Texas Instruments 
AND Gate SN54LS08 U9 Texas Instruments 




V~riable ( lO<l<O) - Rl,2 Ill 
Res1stor(3Nn) - R3 .. 
Reststor(30 Kn) ... R4 -
Resistor(lOKO) - R5 -Capacltor(lO pf) - Cl 
Driver Circuit: 
Transistor RCA Ql 2N5918 
Transistor RCA Q2,Q3 21'6105 
Capacitor(OoOlpf) - c~ 
Capacitor(Oo47pf) - Cl -
Capacitor(0.33pf) - C2 -Re istor(J. 90) - R2 -
Re i stor (lOOn) - Rl -
Resistor(3 • .3n) Cl RJ Cl 
Di'ode - CRl 1N4007 



























the drive circuit supplies the high current necessary to cause the 
laser diode to generate light by lasing. The current requiremen~ 
is five to eight amperes with a pulse width of less than 50 ·nano-
seconds. This corresponds to the laser diode duty cycle at th.e 
cyrogenic temperature and a one megabit repetition rate. Smaller 
pulse cu rent~ down to the lasing threshold allow operation at 
higher temperatures provided the reduced power output of the laser 
is acceptable to the receiving equipment. 
A timing diagram for the encoder is given in figure 5. It 
indicates the nec.essary timlng and pulse widths associated with 
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the design. The timing pulses involved are a clock pulse, decade 
counter, parallel load/synchronization, convert command, status, and 
the series data. The dashed lines in th~ diagram indicate the 
signal prior to the one·shot devices ~ich further shape the pulses. 
the wiring diagram for the PCM encoder is given in figure 6 
and in figure 7 is the drive ·curcuit and laser diode. These diagrams 
include all the components and their electrical interconnections. 
The required parts list for the design is given in table 2. 
This table gives the device type, part ~umber, recommended manu-
facturer, and the quantity necessary for circuit assembly. 
All appropriate component specification sheets are readily 
available from the appropriate vendor. 
ComEonent Description 
The components of the PCM encoder~ laser, and drive circuit 
involve: 1) Sample hold; 2) A/D converter; 3) Shift register(s); 
4) Parity generator; 5) Multivibrator(s); 6) Positive and/or logic; 
7) A laser diode driver; and 8) the laser diode. A description of 
these devices is g.iven below. 
__ - ·Sample-Hold Device 
This clevice is a typic~l sample-and-hold module in that it 
consists of an input isolator, a fast switch, the storage element, 
and an output buffer. It is compatable with converters Which 
convert ~ithin one microasecond. Data may .be acquired from fast 
slewing signal sources. The slewing rate is 100 volts per micro-
second with settltng time to within 0.01 percent in less than 500 
·. nano-seconds. The apetature time is less than ten nano-seconds, 
~ith a jitter of 0.25 nano secondso The maximum droop rate is 100 
micro volts per second. 
A/D Con~erter 
This unit provides eight bit resolution with a plus or minus 
' 
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one .. half least significant bit (LSB) .. accuracy. It uses the techniques 
of successive approxima ion to oonvert analog input voltages to 
equiv.alent binary output numbers. The total conve·rsion time is less 
than 6.4 micro-seconds. The analog input span is zero volts to ten 
volts with the data outputs being parallel. The device provides its 
own internal clocking and gives a status output for synchronization 
with other components. 
A convert command init ates each program with the laadlng edge of 
21 
the pulse resetting previous ~ta and the trailing edge starting 
the conversion. This pulse must be greater than 100 nano-seconds. 
Spe~.ial adjustment of the zero offset and gain is necessary for 
proper op~ration. 
Shift Register 
T~ five bit parallel-to-series shift registers are required 
to a~cept the eight bits of parallel data from the A/D converter, a 
parity bit from the parity generator, and one b\t of the ~rd 
. . 
synchronizatiOt\ pattern. Operation speed of these shift r~gisters 
is to ten mega-Hertz. The parallel loading is accomplished by 
. -
putting a high (logic One) on the paraflel . load· input. It is 
independent of the clock input. The transfer of information to 
- . 
the output pins occurs When the cleck input goes from low to high; 
. hence, · information to be transferred must. be available prior to the 
rising edge of the external clock input waveform.· 
Parity Generator 
An odd/even parity bit is provided by the nineabit parity 
generator. Output delay time is less than 18 nano-seconds. 
Multivibrators 
The circuitry uses three multivibrators for pulse shaping; 
one single output and a dual output type. Both are monostable 
devices. The dual output multivibrator features direct current (de) 
tr ggering ·from gated low level and high level inputs. They provide 
a propagation delay of 23 and 28 nano-seconds, respectifully. 
Output pulse widths ·as small as -65 nano-seconds can be obtained. 
The devices are used for the convert and parallel load/sync signal 
pulse ~~th contrql. Duty cycles to 90 percent a~e achi~v~bl~. 
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The single output multivibrator has schmitt trigger inputs 
~ich allow jitter free triggering and provides excellent noise 
imrovnity. It -is us~d to shape the input pulse of the laser 4iode 
drive circuit; the maximum output pulse width being less than 50 
nano seconds. Once fired the output pulse is independent of further 
transition and is a function only of the t~ing components. Input 
pulses may be of any duration relative the output pulse.- The 
pulse width is virtually independent of the supply voltage and 
temperature, with a duty cycle as high a$ 90 percent achievable. 
Positive and/or Logic 
These devices are quadruple t~ input gates having totem pole 
outputs. They are used in the modulator circuit to provide the 
appropriate signal output combinations and for timing delays. T~ 
"and" gates and one ••or" gate are required in the modulator circuit. 
The prop~g4tio~ delay for the and/or gates is a maximum of 24 and 
15 nano seconds, respectifully. 
Decade Counter 
This device is a high speed synchronous decade counter. The 
4evice provides a terminal CQunt (TC) output on the leading edge of 
e _ery tenth clock pulse ~veform and is reset with the leading edge 
of the following clock pulse The turn on/turn off delay to the TC 
is less than ·35 nano-seconds. 
23 
Laser Diode Drive Circuit 
This circuit provides the high current for the laser diode. An 
output from five to eight amperes is required of the device at 
small pulse widths oonsistant with the duty cycle of the diode. 
Pulse widths at these currents have been recorded down to ten 
nano-seconds.- -The input should be less than for y volts. All 
transi.stors are radio frequency (RF) power devices. 
Laser Di.ode 
This diode type represents the latest step in the semiconcuctor 
technology. It is Gallium-Arsenide large~optical~cavity (LOC) 
device and requires lower threshold current densities, and lower 
drive currentse High repetition ra es to one megahertz have been 
recorded for the'se dE:Nices. The diode draws bet\Yeen five and eight 
amperes, a va.lue tvhich is denoted specifically for each item. The 
operating current density is 15,000 amperes per square centimeter. 
The duty factor is one percent at ~oom temperature and four percent 
at the cyrogepic temperature of 77 degrees Kelvin. Tbe output wave• 
length is in the vicinity of 900 nano·meters. 
Circuit Operatiqn 
The laser diode ·pulse code modulator design converts a zero 
to ten volt analog input signal into a .series of binary data bits 
with pulse widths of less than 50 ·nano-seconds Sampling is 
accomplished with a sample hold device which inputs an eight bit 
A/D convertero The eight bit parallel output of the A/D conver er 
is tran ferred into the two five bit shift registers along with a 
24 
parity bit and one bit of the ~rd synchronization pa~tern The 
data is clocked serially through the and/or logfc to the laser 
driver one-shot and pulses the laser diode drive circuit creatiing 
lasing action from the laser diode. The decade counter provides a 
pulse for every ten external clock cycles and is used to generate 
the A/D convert ·command, parallel load signal, and ~rd synchronic 
zation pulse. These pul·ses are shaped by the t~ multivibrator 
circuits to the desired waveforms. These pulses are 100 nano-seconds 
in duration. The rising edge of the convert command sets all outputs 
of the A/D converter ~to zero and conversion begins with the trailing 
edge of the pulse. All data processing in the shift register occurs 
with a rising waveform. A status command is given by the analog-to-
digital converte~ Which goes high when the conversion is complete. 
This allows the sampleohold device to sample. ~is pulse occurs 
within 6.4 iercseconds after the trailing edge of the convert 
command. The paralle~ load/,~rd synchronization pulse shifts the 
parallel output of the A/D converter after processing the ten bits 
of information in the shift registers. The signal occurs prior to 
the generation of the convert ~ando The parallel load/~~rd 
synchronization pulse is generated by the decade counter terminal 
count and the not clock pulse sig~l (~P). In addition to inputting 
the shift register this pulse also forms the remaining part of the 
synchronization pattern. A timing diagram is sho~ in figure 5 • . 







There are eight data bits, a parity bit, and an al~ys.high bit 
which is part of the synchronizat.ion pattern. The other part of 
synchronization is the parallel load/word synchronization pulse 
generated between t~ of the normal pulse times. It is to synchronize 
the receiver to the data ~~rd, while the al~ys high bit is used to 
generate clockingo- T.iming is such that the clocking pulse follows 
immediately the unique off-frequency ~rd synchronization pulse. 
The eight data bits are then received beginning l¥ith the most 
signifiQant bit and ending on the LSB. The final bit of the data 
word provides a p~rity c~eck, being high if the number of high data 
pulses is odd • . A total of eleven pulses make up the data word. 
Propagation delays are indicated in the timing diagram, though 
no sign-ificant pr~blems are obvious as the result of these circuit 
imperfections. The delay of he data from the shift register is 
les~ than 200 nano-seconds. The overall delay from the input is 
ten micro-seconds. 
Design Specifications 
the input requirements and operation. characteristics of the 
laser diode modulator · design are given below: 
Input Po\Ver 
Four external voltage inputs are necessary to operate the 
POM circuito These are plus and minus 15 volts de, plus 5 volts 
de, and plus 40 volts de. 'lbe tolerances and ~ttent requirements 
are given below: 
+ 15 volts ! 2 percent at 125 milli-amperes 
- 15 volts _ 2 percent at 150 milli-amperes 
+ 5 volts + S percent at 750 milli-amperes 
+ 40 volts ~ 5 percent at 10 amperes 
It is recommended that separate analog and digital grounds be · 
provided in the circuitry. 
External Clock 
A clock signal must be available as an input to the circuit. 
It must have at least a one mega-hertz frequency capability ~ith 
a fifty percent minimum duty cycle. The clock output should be 
transistor-transistor logic (TTL) compatable and provide a 500 
nano-second output pulse. ·stability should be no less than 0.15 
percent. 
Input Signal 
The P ~circuit is .designed for one analog input signal; the 
voltage range being zero to ten volts (single ended). The input 
impedance is 1011 ohms and 7 pico-farads (pf)e . The input bias 
current is 100 pico-amperes maximume 
The sampling rate of the input signal is 100 killoohertze 
Output Signals 
The PtM output signal prior to the laser lode drive circuit 
is a series of pulses representing an eleven bit modified RZ PQ1 
code. The PQ4 ~rd includes eight data bits, a parity bit, and 
a .unique two bit synchronization signal. The pulses have the · 
following ch~racteristics: 
26 
A bit rate of one mega-bit per second plus or minus 0.15 percent 
• Voltage amplitude: 
1) A logic Zero is zero to plus 0.4 volts de 
2) A logic One is 2.4 to 3.5 volts de 
• The pulse duration is nominally 30 nano-seconds and 50 nano-
seconds maximum 
The pr-o-pagation delay is 6.6 micro .. seconds maximum 
Laser Diode Output 
'lhe laser diode ·1s pulsed with a repetition rate up to one 
mega-hertz and emits a total peak radiant flux (~M) of 0.5 ~tts 
minimum at the maximum forward current (IFM)• The output wavelength 
. . 
1 in the vicinity of 900 nano-meters. the pulse duration is 
typically 30 nanoaseconds and is always less than 50 nano-seconds. 
The minimum thre'sbold current is le5 amperes l-1i th the for~Jard 
current maximum being bet~en five and eight amperes. The duty 
factor for the device is one percent at 27 degrees centigrade, 
increasing to abou four percent at the cyrogenic tempera ure of 
77 degrees Kelvin. Cooling of the diode is required for the high 





This research report provides a pulse code modulator circuit 
design for a high speed laser diode. The design is complete with 
a description of the circuit (timing, block, and wiring diagrams), 
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parts list, and specifications. It represents present state-of~the 
art capabilities using existing oo.mmercially available components. 
The circuit involves an encoder, laser diode drive circuit, 
and a high speed laser diode. The en~der converts a fifty killo-
hertz time varyi.ng analog input into an eight bit binary signal, 
provides synchronization and parity information, and pulses the 
laser diode drive circuit. Pulse widths are less than 50 nano-
seconds at currents bet,~en five and eight amperes. lbe trans-
mitted output has a repetition rate of up to one megabit per second. 
' 
The synchronizat.ion of the binary ~rd generated by the 
encoder ·is unique in that one of the t~ pulses utilized. for this 
function occurs between normal bit times. This pattern allows 
improved detection of the synchronizing signal without increased 
~rd length. The other synchronization pulse can be used to 
provide clock generation in the receiving equipment. 
External inputs required by the design involve four power 
supplies (! 15, + 5, and + 40 volts) and clock signal generation. 
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